HACKENSACK, NJ
PROGRAMMER'S INSTANT REFERENCE CARD

## HOW TO USE THIS MICRO CHART

The INSTRUCTION SET section
describes each instruction and gives its addressing
modes, assembler synta modes, assembler syntax,
size, execution time, and effect on the flags.
The OPERANDS AND ADDRESSING section has general
information on opera information on operand
sizes, data organization in memory and registers,
addressing modes, stacks,
The EXCEPTION PROCESSING section explains the $68000^{\prime}$ response to errors, traps,
interrupts, and other
unusual conditions and its unusual conditions and it
use of reserved memory use of rese
locations.
The PINOUTS section lists
the IC package pin numbers
and signal names. defines abbreviations used
throughout this Micro Chart.

ABBREVIATIONS
= Active low signal name
suffix, or boolean suffix, or bo
inversion $\$=$ Hexadecimal
Ad $=$ Destination $\mathrm{Ad}=$ Destination Address
register $(A 0-A 7)$ register (AO-A7)
$A n=A d d r e s s ~ r e g i s t e r ~(A O-~$ $A 7$ ) $=$ Source Address register addr $=$ address
addr $=$ address
addr. $=32$-bit absolute address
addr. $\mathrm{W}=16$-bit absolute address
$\mathrm{B}=$ Operand size is byte
$\mathrm{BW}=$ Operand size is byte or word BWL = Operand size is byte word, or long word
$=$ Carry flag in CCR $\mathrm{cc}=$ Any of the sixteen
condition codes: CC, CS,
EQ, F, GE, GT, HI, LE, LS, $\mathrm{EQ}, \mathrm{F}, \mathrm{GE}, \mathrm{GT}, \mathrm{HI}, \mathrm{LE}$
$\mathrm{LT}, \mathrm{MI}, \mathrm{NE}, \mathrm{PL}, \mathrm{T}, \mathrm{VC}$
$\mathrm{CCR}=$ Condition Code register
CLKs $=$ Execution time of da $=$ Immediate data da $=$ Immediate data
da3 $=3$-bit immediate data
da4 $=4$-bit immediate vecto

mmediate data byte da16 $=$ Immediate data word
da32 $=$ Immediate data long word
dd = Destination Data
register (DO-D7)
di8 $=8$-bit displacement
dil6 $=16$-bit displacement
$D n=$ Data register ( $D 0-D 7$ )
Dn = Data register (Di-D7
Ds
(DO-D7)
dst $=$ Destination operand
ea $=$ Effective addre
Hex $=$ Hexadeimal
III = Interrupt mask (Bits
=Operand size is long
word
word
LSB $=$
order) bit; Bit 0
MSB $=$ Most significant (high
order) bit
$\mathrm{N}=$ Negative flag in $C C R$
$\mathrm{PC}=$ Program Counter
$\mathrm{PI}=$ Prister
$\mathrm{Rd}=$ Destination register
Reads = Number of read bus Reads = Number of read bus
cycles during instruction execution
reg $=$ Regis
reg $=$ Register
regs $=$ Registers
regs = Registers
Rs $=$ Source register (AO-A7
or $\operatorname{DO}$ - De)
$S_{\text {in }}$ Supervisor bit (Bit 13)
in $S R$
in SR
$S P$ Stack Pointer register
SP = Stack Pointer
(SSP or US)
SR = Status register,
including CCR
including CCR
Src $=$ Source operand
SSP $=$ Supervisor Stack
Pointer register
$T=$ Trace bit (Bit 15) in SR
USP = User Stack Pointer
register
$V=$ Overflow flag in CCR
$V=$ Overflow flag in CCR
$W=$ Operand size is word
$W L=0 p e r a n d ~ s i z e ~ i s ~ w o r d ~$ WL = Operand
long word
Words = Length
Words = Length of
instruction in words
Writes = Number of write bus Writes = Number of write bus
cycles during instruction cycles during instruction
execution xecution flag in CCR
$X=$ Extend
$X_{n}=$ Index register (AO-A $z=$ Zero flag in CCR

## OPERANDS AND ADDRESSING

INSTRUCTIONS: 1 to 5 words. Operation, register, length, and sometimes operand
are given in first (Operation) word. 4 Extension words specify immediate
data, source address, and destination data, source address, and destination
address operands in that order; each, address operands in th
present, is $1-2$ words.
REGISTERS: Sixteen 32 -bit general purpose registers consisting of eight
Data registers ( $00-07$ ) and eight Address registers (A0-A7), one 32 -bit Program Counter (PC), and one 16 -bit Status Register (SR), The Condition Code
register (CCR) is the lower byte of register (CCR) is the lower byte of the
SR. A7 is the system Stack Pointer. One of two registers, SSP or USP, is
used as A7; when one is active, the other is inaccessible; see Superviso
and User States below.
STATUS AND CONDITION CODE REGISTERS:
System Byte User Byte (CCR)
Bit: 15
$\mathrm{T}: 1=$ Trace mode, $0=$ execute mode
S: $1=$ Supervisor state, $0=$ User state
III: Interrupt
Interrupt priority:
$111=7$ (highest and non-maskable)
$000=0$ (lowest)
X,N,Z,V,C - See Flags
Other bits are usually zero
SUPERVISOR STATE: The CPU is in
Supervisor state when $\mathrm{S}=1$. A7 is the SSP. All memory accesses are to the
Supervisor memory space. All Supervisor memory space. All
instructions are allowed. Only these
privileged instructions can switch the Crivileged instructions can switch the
CPU to state by clearing the Sit
ANDI to SR, EORI to SR, MOVE to SR, or
USER STATE: The CPU is in User state when the S=0. A7 is the USP. All
memory accesses are to the User memory memory accesses are to the User memory
space. An attempt to execute a
Privileged instruction will cause an exception. Only an exception can switch
the CPU to the Supervisor state.

## OPERANDS

BIT NUMBERS: Low order (least
significant) bit is numbered 0 OPERAND SIZES: Add suffix. B, W, or to instruction mnemonic for Byte (8
bits), Word ( 16 ), or Long Word (32).
The default size is Word.

DATA REGISTER OPERANDS (DO-D7): can be part of register is used or changed for byte and word operands; high order part
is not affected. Only one bit is used is not affected. Only one bit is used
or changed for bit operations.

ADDRESS REGISTER OPERANDS (AO-A7): If destination, all 32 bits are affected,
and SOURCE WORD OPERAND IS SIGN-EXTENDED to 32 bits before operation. If source,
all or low order half is used. INDEX REGISTER (AO-A7 or DO-D7): Any address or data register can be used as
a word (Xn. W, sign-extended low order a word (Xn.W, sign-extended low orde
word) or a long word (Xn.L) index word or
register.
MEMORY OPERANDS: can be $1,8,16$, or 32
bits. 1 byte per address. High order bits. 1 byte per address. High order
byte of word has same address (always beven) as word; low order byte has next higher address (odd). Instructions and
multibyte data start on even addresses. multibyte data start on even addresses.
Long word at address $N$ has second word at address N +2 ; second long word is at
address $N+4$. Most significant digit of address $N+4$. Most significant digit
BCD byte is in high order bits; less significant digits are in bytes at
higher addresses. The FC2-FCO outputs distinguish program references from data references; all writes are data
references; all operand reads except PC references; all operand reads
relative are data references.
FC2 FC1 FC0 Cycle Type

$$
\begin{aligned}
& \begin{array}{lll}
\text { L } & \text { L } & \text { (reserved by Motorola) } \\
\text { L } & \text { H } & \text { User Data } \\
\text { H } & \text { D } & \text { User Program } \\
\text { H } & \text { H } & \text { (reserved for user def.) } \\
\text { L } & \text { ( } & \text { (reserved by Motorola) } \\
\text { L } & \text { H } & \text { Supervisor Data } \\
\text { H } & \text { S } & \text { Supervisor Program } \\
\text { H } & \text { H } & \text { Interrupt Acknowledge } \\
\text { e data bus strobes define how the data } \\
\text { is used: }
\end{array}
\end{aligned}
$$

## 

## = Active low signal

## $=$ High $=$ Low

$x=$ Don't care
$n=$ No valid data
$m=$ Maybe

## STACKS AND QUEUES

SYSTEM STACK: AT is the system Stack
Pointer used for subroutine calls. Pointer used for subroutine calls.
Operands and dddressing. The stack grows from higher to lower addresses; SP
points to last word pushed on stack; SP decrements before push, increments after por. Any instruction using - A7) as the
pestination operand is a push; any destination operand is a push; any
instruction using (A7)+ as the source instruction using
operand is a pop. USER STACK: To grow from higher address to lower address, use - (Ad) to push,
(As) + to pop; An points to top item. To grow from lower address to higher address, use (Ad)+ to push, -(As) to
pop; An points to next free spot. USER QUEUE: A FIFO list. To grow from
lower address to higher address, use 1ower addess to higher address, use
(AA)+ to put, -As) to get. To (row
from higher address to lower address, (Ad) to put, - Ass to get. to grow
from higher address to lower address.
use -(Ad) to put, (As) + to get.

ADDRESSING MODES
SOURCE, DESTINATION: Instructions that move data from a source to a destination move data from a source
are written in the form:
memonic src, dst

IMPLIED: Operand is in one of these
registers: CCR, PC, SR, SP, SSP, or USP. Example: TRAPV
 is in operation worran for MOVEQ.
Example: ADOQ $\# 7$. 123

IMMEDIATE (\#da): Byte operand is in low order byte of extension word word
operand is in extension word; long word operand is in extension word; long word
operand is in 2 extension words. operand is in 2 extens
Example: ORI. $B$ \#\$7F, 06
ABSOLUTE SHORT (addr.W): Extension word sign-extended to to 32 bits, is address of ABSOLUTE LONG (addr.L): Two extension words are 32 -bit address of operand

PROGRAM COUNTER RELATIVE WITH
DISPLACEMENT (dil6(PC)): Address of operand is sum of address of extension
word and sign-extended displacement in word and sign-extended disp
extension word.
Example: LEA LOOKUP(PC), A4
PROGRAM COUNTER RELATIVE WITH INDEX AND DISPLACEMENT (di8(PC, Xn)): Address of operand is sum of address of extension
word, contents of index register, and sign-extended displacement in low byte of extension word. Index regist
be any Address or Data register
Example. JMP NEXT (PC

DATA REGISTER DIRECT (Dn): Operand is in ADDRESS REGISTER DIRECT (An): Operand is in address register.
Example: CMPA.L $D 0, A 0$

ADDRESS REGISTER INDIRECT ( (An)) Address of operand is in address
register. Example: LSR (A5) ADDRESS REGISTER INDIRECT WITH PREDECREMENT (-(An)) OR POSTINCREMEN $(($ An $)+)$ : Address of operand is in
address register. Address register is
decremented before use or incremented decremented before use or incremented operand size. If size is byte and operand sis SP, adjustment is by 2 , not
register is

1. Examples: TAS -(Al)

ADDRESS REGISTER INDIRECT WITH DISPLACEMENT (dil6(An)): Address operand is sum of sign-extended
extension word and address regist contents.
Example: EORI.B \#\$55,LIGHTS(A2) ADDRESS REGISTER INDIRECT WITH INDEX AND DISPLACEMENT (di8(An, Xn)): Address
operand is sum of address register operand is sum of address register
contents, index register contents, and
sign-extended displacement in LOW BYTE sign-extended disp
of extension word of extension word.
Example: ROL.W BIAS(AO, Al.W)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{ASCII} \\
\hline LSD MSD \& 0 0 \& (1) \(\begin{gathered}1 \\ 001\end{gathered}\) \& \[
\begin{array}{|c|}
\hline 2 \\
010
\end{array}
\] \& \[
\begin{array}{|c|}
\hline 3 \\
011
\end{array}
\] \& \[
\begin{gathered}
4 \\
100
\end{gathered}
\] \& \[
\left.\begin{gathered}
5 \\
101
\end{gathered} \right\rvert\,
\] \& \[
\begin{gathered}
6 \\
110
\end{gathered}
\] \& [|c| \begin{tabular}{c}
7 \\
111 \\
\hline
\end{tabular} \\
\hline \[
\begin{array}{|lll}
\hline 0 \& 0000 \\
1 \& 0001 \\
2 \& 0010 \\
3 \& 0011
\end{array}
\] \& \[
\begin{array}{|l|l|}
\hline \text { NUL } \\
\text { SOH } \\
\text { STX } \\
\text { ETX }
\end{array}
\] \& \[
\begin{aligned}
\& \mathrm{DLE} \\
\& \mathrm{DC1} \\
\& \mathrm{DC2} \\
\& \mathrm{DC} 3
\end{aligned}
\] \& \[
\begin{gathered}
\hline \text { SP } \\
\vdots \\
\vdots \\
\#
\end{gathered}
\] \& \[
\begin{aligned}
\& \hline 0 \\
\& 1 \\
\& 2 \\
\& 3
\end{aligned}
\] \& \[
\begin{array}{|l|}
\hline \text { @ } \\
\text { A } \\
\text { B } \\
\hline
\end{array}
\] \& \[
\begin{aligned}
\& \hline P \\
\& P \\
\& R \\
\& R \\
\& S
\end{aligned}
\] \& a \& \begin{tabular}{l} 
p \\
\hline q \\
r \\
s \\
\hline
\end{tabular} \\
\hline \[
\left.\begin{array}{|ll|}
\hline 4 \& 0100 \\
5 \& 0101 \\
6 \& 0110 \\
7 \& 0111
\end{array} \right\rvert\,
\] \& \[
\begin{array}{|l|}
\hline \text { EOT } \\
\text { NQ } \\
\text { ACK } \\
\text { BEL }
\end{array}
\] \& \[
\begin{aligned}
\& \text { DC4 } \\
\& \text { NAK } \\
\& \text { SYN } \\
\& \text { ETB }
\end{aligned}
\] \& \[
\begin{aligned}
\& \$ \\
\& \% \\
\& \%
\end{aligned}
\] \& \[
\begin{aligned}
\& 4 \\
\& 5 \\
\& 6 \\
\& 7
\end{aligned}
\] \& \[
\begin{aligned}
\& \hline D \\
\& E \\
\& F \\
\& G \\
\& G
\end{aligned}
\] \& \[
\begin{aligned}
\& T \\
\& U \\
\& U \\
\& V
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{d} \\
\& \mathrm{e} \\
\& \mathrm{f} \\
\& \mathrm{~g}
\end{aligned}
\] \& | \begin{tabular}{l} 
u \\
v \\
w \\
\hline
\end{tabular} \\
\hline \[
\begin{array}{ll}
8 \& 1000 \\
9 \& 1001 \\
\text { A } 1010 \\
\text { B } 1010
\end{array}
\] \& \[
\begin{array}{|l|}
\hline \mathrm{BS} \\
\mathrm{HT} \\
\mathrm{LF} \\
\mathrm{VT}
\end{array}
\] \& \[
\begin{aligned}
\& \text { CAN } \\
\& \text { EM } \\
\& \text { SUB } \\
\& \text { ESX }
\end{aligned}
\] \&  \& \[
\begin{aligned}
\& 8 \\
\& 9
\end{aligned}
\] \& \[
\begin{array}{|l|l}
\hline \mathrm{H} \\
\mathrm{I} \\
\mathrm{~J} \\
\mathrm{~K}
\end{array}
\] \& \[
\begin{aligned}
\& \hline x \\
\& y \\
\& z \\
\& \text { Z }
\end{aligned}
\] \& h
i
j

k \& | y |
| :--- |
| z |
| i | <br>

\hline $$
\begin{array}{lll}
\hline \text { C } & 1100 \\
\text { D } & 1101 \\
\text { F } & 1110 \\
\text { 111 }
\end{array}
$$ \& \[

$$
\begin{array}{|l|}
\hline F F \\
\text { CR } \\
\text { SO } \\
\text { SI }
\end{array}
$$

\] \& \[

$$
\begin{aligned}
& \hline \text { FS } \\
& \text { GS } \\
& \text { RS } \\
& \text { US }
\end{aligned}
$$

\] \&  \& \[

=

\] \& \[

$$
\begin{array}{|l|}
\hline L \\
M \\
N \\
O \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{aligned}
& 1 \\
& 1
\end{aligned}
$$
\] \& l \& ( ${ }_{\text {deL }}$ <br>

\hline
\end{tabular}

EXCEPTION PROCESSING
The CPU's response to unusual internal or
external conditions. EXCEPTION VECTORS
Number Add
Dec Hex He

| 00 | 000000 | (Reset SSP; see note below) |
| :---: | :---: | :---: |
| 01 | 000004 | RESET* 40.6.0 |
| 02 | 000008 | Bus Error (BERR*) 50. |
| 03 | 00000C | Address Error 50.4.7 |
| 04 | 000010 | Illegal Instruction 34.4.3 |
| 05 | 000014 | Divide by zero 42.5.4 |
|  | 000018 | CHK operand out of bounds |
| 07 | 00001C | TRAPV when $\mathrm{V}=1$ 34.4.3 |
|  | 000020 | Privilege violation 34.4.3 |
| 09 | 000024 | Trace 34 |
|  | 000028 | Line 1010 emulator 34.4 |
| 11 OB | 00002C | Line 1111 emulator 34.4.3 |
| 12 OC | 000030 | (reserved) |
| 13 OD | 000034 | (reserved) |
| 14 OE | 000038 | (reserved) |
| 15 OF | 00003C | Unitialized irpt 44.5.3 |
| 1610 | 000040 | (reserved) |
|  | to |  |
| 2317 | 00005C | (reserved) |
| 2418 | 000060 | Spurious irpt 44.5.3 |
| 2519 | 000064 | Ext irpt 1 autovector 44 |
| 261 1 | 000068 | Ext irpt 2 autovector 44 |
| 27 1B | 00006 C | Ext irpt 3 autovector 44 |
| 28 1C | 000070 | Ext irpt 4 autovector 44 |
| 2910 | 000074 | Ext irpt 5 autovector 44 |
| 301 le | 000078 | Ext irpt 6 autovector 44 |
| 31 1F | 00007C | Ext irpt 7 autovector 44. |
| 3220 | 000080 | TRAP \#10 instruction 38.4.4 |
| to to | to |  |
| 47 2F | 0000BC | TRAP 非15 instruction 38.4 |
| 4830 | 0000C0 | (reserved) |
|  | to |  |
| 63 3F | 0000FC | (reserved) |
|  | 000100 | Oth User interrupt 44.5.3 |
| to to | to |  |
|  | 0003FC | 191st User interrupt 44.5.3 |

Vectors 0 and 1 are in Supervisor Program memory space; all others are in Supervisor
Data memory space.
EXCEPTION VECTORS: Each (except 0) holds the long word address of an exception
handling routine. Vector 0 is not a vector; it is the value loaded into the
SSP after a RESET*.
VECTOR NUMBER: Provided by CPU or external logic. When multiplied by four, gives
address of vector.

EXCEPTION PROCESSING TIMES: CLKs is the
number of CPU CLK cycles to process the exception and fetch the first the handler routine. Assumes a four CLK interrupt acknowledge bus cycle and no
wait states. If CLKs are not shown here, EXCEPTION PRIORITIES (Highest to Lowest):
Reset; bus error and halt: address error: Reset; bus error and halt; address error through 1; illegal instruction; privilege violation; trap, check, and divide by
vero.
EXCEPTION PROCESSING: All exception processing is done in the Supervisor stat including use of the SSP for stacking.
incept as noted below, the CPU: 1. Saves SR internally. 2 . Forces $\mathrm{S}=1$ and $\mathrm{T}=0$ in
SR . 3. Gets the vector number. 4 . Pushes the saved SR then the PC onto the stack
using the SSP. 5. Loads the PC from the exception vector. ${ }^{6}$. Executes ahandler routine. The saved PC is usually the
address of the first word of the next

## EXCEPTION DESCRIPTIONS

(reserved) : Recreasing priority
RESET*: If RESET* and HALT* are BOTH input low, the current bus cycle is aborted, and return high. The interrupt mask is set
7 (III=111), no stacking occurs, and the SSP and PC are loaded from Vectors 0 and 1. No other CPU registers are affected. executes the RESET instruction, but no registers are affected.
BUS ERROR: When BERR* is input low, the CPU aborts the current bus cycle and
floats the address and data busses. When
the BERR* input returns high, the CPU stacks the Program Counter (unpredictable value), the Status Register, and four more
words in this order: 1 . The first word of the executing instruction; 2. The lower 16
bits of the aborted bus address; 3 . The
the address; 4. Five bits upper 16 bits of the address; 4. Five bits
of bus cycle information: Bit 4 : $1=$ read, $0=$ write; Bit $3=0$ if the CPU was
executing an instruction or processing a TRAP, TRAPV, CHK or divide by zero
exception; Bit $3=1$ if the CPU exception; Bit $3=1$ if the CPU was
processing any other exception; Bits 2-0:

When HALT* and BERR* are both input low, the CPU will abort the cycle, then re-run
it when BERR* then HALT* return high. If a bus error occurs during bus or address error exception processing or while
reading the vector table, the CPU halts.

HALT*: When HALT* is input low (with
RESET* and BERR* high), the CPU finishes the current bus cycle, stops, and floats arbitration operates normaily during halt
The CPU will continue when HALT* returns
high. The CPU outputs HALT* low when it
stops because of double bus fault. Then only a low input on RESET* can restart the
CPU. See RESET* and BERR*. ADDRESS ERROR: When the CPU fetches a word from an odd address, it responds as it
does for a bus error. If a bus error occurs during address error exception TRACE: When $T=1$ in the SR, an exception is An exception caused by an instruction processed before the Trace exception is EXTERNAL INTERRUPTS: External logic encodes a priority
IPLO* (level sensitive) highest and not maskable. Level 7 is
lowest. Level 0 is no interrupt lowest. Level 0 is no interrupt. If th
encoded level is 7 , or greater than III encoded level is 7 , or greater than II
the CPU starts exception processing aft it completes the current instruction. The
CPU sets III to the encoded value when it cpu sets 111 to the encoded value when it
forces $S=1$ and $T=0$ in the SR. The vector
number is supplied internally (autovector) number is supplied internally (autovector)
if VPA* is low or externally (Interrupt
Acknowledge bus cycle) if VPA* is high; if BERR* is low, the Spurious Interrupt
vector is used. Uninitialized 68000 USER INTERRUPTS: These are external interrupts for which external logic
provides an 8 -bit vector ( $\$ 40$ - $\$ F F$ ) during
the Interrupt Acknowledge bus cycle. ILLEVAL, EMULATOR, AND UNIMPLEMENTED
INSTRUCTIONS: Any inval id opcode will cause an exception. Motorola opcode will cause an exe for future
reserves each of these foll
definition except as follows. Opcode definition except as follows. Opcodes
$\$ 4$ AFA, $\$ 4$ AFB, and $\$ 4$ AFC will always caus an Illegal Instruction exception;
first two are reserved for Motorola products, and the third is reserved
customer use. An opcode with 1010 customer use. An opcode with 1010
$(\$ A \times x \times$ ) or $1111(\$ \times \times \times x \times$ ) in Bits $15-12$ will cause a Line 1010 or
Emulator exception, respectively.
other unimplemented opcodes cause other unimplemented opcodes caus
Illegal Instruction exception.

PRIVILEGE VIOLATION: Execution of privileged instruction (PI) in User state causes a privilege violation exception
(ANDI $\#$ dal6, SR; EORI $\#$ 信al6, SR; MOV Src,
\#\#dal
dil
SR: saved PC, is the address of the first word
of the PI. TRAP, TRAPV, AND CHK: The TRAP instruction always causes a trap exception, and four
bits in the instruction word provide part of the vector number. The TRAPV and CHK instructions cause an exception if certain
conditions exist when they execute.

BUS ARBITRATION: determined by the $\mathrm{BR}^{*}$
$\mathrm{BG}^{*}$, and BGACK* signals.
PINOUTS
$64-$ Pin $\begin{aligned} & 68000 \\ & \text { DIP, Top View }\end{aligned}$

$$
\begin{aligned}
& \text { * means active low. } \\
& \text { < and > show direction. } \\
& \text { = means bidirectional. } \\
& \text { nc means no connection }
\end{aligned}
$$



Author: Curtis A. Ingraham
Micro Logic Corp (© 1987) SVG version by RetroParla (2024)

www.retroparla.com

## INSTRUCTION

## This table gives the addressing modes for

 each instruction．Cycle and Flag Code column gives a code instruction lizegth， flags．Example：Under flags．Example：Under
ADD src，Dd the flag
code A applies to all code A applies to all code 1 applies to
ADD．B Ds，Dd and ADD．W Ds，Dd id and cycle code
4 applies to ADD．L Ds，Dd．See Flag and
Cycle Code tables Oper－Cycle and
Flag Code ABCD Ds，Dd $\quad \mathrm{B3} C$
ABCD $-(\mathrm{As}),-(\mathrm{Ad})$
Add
2－digit numbers plus $X$
ADD src，Dd A（add


|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |



## 

not allowed
BSET
See
Se


 | BSR |
| :---: |
| SRP dii |
| Sill |

## 

## 部品 <br> 



## in low word and

remainder（same sign

## as di zero） Dd；i

Dd；if src is wora of
cause onividero，
Exception：if By zero
dividend is larger
than a signed word，
set $V=1$ ，leave $D d$
unchanged，and end
early；$N$ and $Z$
describe quotient but
set $\mathrm{C}=0$ always．CLK＇s
is max；min is $90 \%$ of
is max；min
max
IVU src，Dd T

## （As） （As）＋ （As） － $116(\mathrm{~A}$


Add imme
ADDQ 非da3，dst A
Dd
BW1

$-\quad$

## 

－

