

**8086 & 8088****MICROPROCESSOR INSTANT REFERENCE CARD****MICRO  
CHART**

Hex to Instruction Conversion																
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
ADD X8 byte	ADD X9 word	ADD 8X byte	ADD 9X word	ADD AL,i	PUSH AX,ii	POP ES	OR X8 byte	OR X9 byte	OR 8X word	OR AL,i	PUSH AX,ii	POP CS				
ADC X8 byte	ADC X9 word	ADC 8X byte	ADC 9X word	ADC AL,i	PUSH AX,ii	POP SS	SBB X8 byte	SBB X9 byte	SBB 8X word	SBB AL,i	PUSH AX,ii	POP DS				
AND X8 byte	AND X9 word	AND 8X byte	AND 9X word	AND AL,i	SEG =ES	DAA	SUB X8 byte	SUB X9 byte	SUB 8X word	SUB AL,i	SEG =CS	DAS				
XOR X8 byte	XOR X9 word	XOR 8X byte	XOR 9X word	XOR AL,i	XOR AX,ii	=SS	AAA	CMP X8 byte	CMP X9 word	CMP 8X word	CMP AL,i	SEG =DS	AAS			
INC AX	INC CX	INC DX	INC BX	INC SP	INC BP	INC SI	DEC AX	DEC CX	DEC DX	DEC SP	DEC BP	DEC SI	DEC DI			
PUSH AX	PUSH CX	PUSH DX	PUSH BX	PUSH SP	PUSH BP	PUSH SI	POP AX	POP CX	POP DX	POP SP	POP BP	POP SI	POP DI			
JO	JNO	JC/JB	JNC/JNB	JE	JNE	JBE	JNBE	JS	JNS	JP	JNP	JL	JNL	JLE	JNLE	
AX	BX	CX	CX	TEST 8X	TEST 9X	XCHG 8X	XCHG 9X	MOV X8	MOV X9	MOV 8X	MOV 9X	MOV XL	LEA 9X	MOV MX	POP OX	
NOP	XCHG AX,CX	XCHG AX,DX	XCHG AX,BX	XCHG AX,SP	XCHG AX,BP	XCHG AX,SI	XCHG AX,DI	CBW	CWD	CALL aaaa	WAIT	PUSHF	POPF	SAHF	LAHF	
MOV AL,aa	MOV AA,aa	MOV aa,AL	MOV aa,AX	MOVS word	CMPS word	TEST AL,i	STOS byte	STOS word	LODS word	LODS byte	SCAS word	SCAS byte				
MOV AL,i	MOV CL,i	MOV DL,i	MOV BL,i	MOV AH,i	MOV CH,i	MOV DH,i	MOV BH,i	MOV AX,ii	MOV CX,ii	MOV DX,ii	MOV BX,ii	MOV SP,ii	MOV BP,ii	MOV SI,ii	MOV DI,ii	
RET ii	near	RET	LES 9X rr,DX	LDS 9X rr,DX	MOV 0X xx,ii	MOV 0X xx,ii	RET far	RET far	INT 3	INT i	INTO	IRET				
DX	EX	FX	GX	AAM (D4,0A)	AAD (D5,0A)	XLAT	ESC 0	ESC 1	ESC 2	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7		
LOOPNZ	LOOPZ	LOOP	JCXZ	IN AL,i	OUT AX,i	OUT i,AX	CALL dd	JMP dd	JMP aaaa	JMP d	IN AL,DX	OUT AX,DX	OUT DX,AL	OUT DX,AX		
LOCK		REPNE	REPNZ	REP	REPZ	HLT	CMC	CLC	CLI	STI	CLD	STD	JX	KX		

**Miscellaneous Notes**

**COMPATIBILITY:** The 8086 and 8088 are 100% compatible in machine and assembly languages.

**SEGMENTS:** Memory segments are 64K byte sections of the full megabyte space. Four segments are assigned to code, stack, data, and extra data. Their physical location is given by their respective registers (CS, SS, DS, ES) times 16. Locations within a segment are specified by a 16-bit offset (or logical) address relative to the beginning of the segment.

**ALIGNMENT:** On both processors, words can start at even or odd addresses. However, on the 8086, each load or store of an odd aligned word adds 4 cycles to execution time. 8086 programs should at least align the stack.

**DESTINATION (J) SOURCE:** Instructions that take data from some "source" and put a result at some "destination" are written in the form: MNEMONIC DESTINATION,SOURCE

**BYTE ORDER:** Two byte and two word values, displacements, and addresses in code, stack, jump-table, and data areas are stored with Least significant half at Lower address.

**RELATIVE JUMPS:** The destination address of a relative jump is the sum of the signed displacement and the address of the first byte of the next instruction.

**STRING POINTERS:** For string operations, while SI points into the DATA segment, note that DI points into the EXTRA segment.

**BP FOR STACK:** When register BP is specified in an instruction, the variable is assumed to reside in the STACK segment.

**RESERVED PORTS:** Ports 00FBH thru 00FFH of the 64K I/O locations are reserved for Intel products.

**INTERRUPT NOTES:** When a segment register and another value must be updated together without the possibility of an intervening interrupt (e.g. SS and SP), the segment register should be changed first and followed immediately by the instruction that updates the other value. (Interrupts are not recognized immediately after a move to segment register, POP segment register, or prefix instruction). Interrupts are accepted and handled properly during repeated string operations provided additional prefixes are not used (and assuming there are no algorithmic conflicts with string data). The NMI and INTR interrupt lines are respectively edge and level triggered.

**RESET:** A hardware Reset sets CS=FFFF, DS=SS=ES=0000, FLAGS=0, and starts executing code at location FFFF0.

**ROTATES AND SHIFTS:** All single-bit rotates and shifts set OF=1 if the MSB (sign bit) is changed by the operation. If the sign bit retains its original value, OF is cleared. OF is undefined after multi-bit operations.

**PARITY FLAG:** The parity flag reflects the parity of the low order 8 bits of results. (Flag is set if even number of one-bits, cleared if odd.)

**BCD TERMS:** Packed BCD and Unpacked BCD have respectively two and one binary coded decimal digits per byte. Unpacked BCD = 30H yields ASCII.

**LOGICAL INSTRUCTIONS:** AND, OR, TEST, and XOR instructions clear the OF and CF flags.

**SEGMENT OVERRIDE EXCEPTIONS:** A segment override prefix can be attached to instructions (placed just before the opcode byte) to cause data to be accessed at any of the three alternatives to the default segment except for: stack operations; string destinations; and instruction fetches.

**DERIVATION:** This card is based on Intel publications.

**About the Tables**

**FLAG CODES TABLE:** In the FLAG CODES table, 'U' indicates that the flag becomes undefined. Otherwise the listed flag is affected according to the operation.

**INSTRUCTION DESCRIPTION TABLE:** The single letter columns corresponds to the leftmost column of the FLAG CODES table.

**HEX COLUMN OF INSTRUCTION SET:** Non-HEX values for the second byte refer to sections of the

SECOND BYTE TABLE (see below). Following the listed opcode byte(s) go an immediate displacement or address if applicable and finally immediate data if applicable.

**'C' COLUMN OF INSTRUCTION SET:** These codes refer to the CYCLE CODES table.

**CYCLE CODES TABLE:** Listed numbers are instruction execution times in CPU cycles. Whereas 8086 and 8088 times differ, the 8086 time is given first and the 8088 is given on the next line. An 'A'-'\*' terminator indicates to add calculation time for the effective address per section 'T' of the SECOND BYTE TABLE. For the 8086, the number in parenthesis applies when word data is at an odd address. 8086 times assume the word data is at an even address. 8086 times assume the word data is at an even address. A '\*' indicates a min to max range. XY are times for FAILURE-SUCCESS. Note that several factors can increase execution time over the figures shown. A series of fast executing instructions can drain the instruction queue and increase execution time; and instruction prefetch can conflict with memory data access also increasing execution time. The actual time for a code sequence is claimed to typically be within 5-10% of the theoretical time although in special cases it can be much more. For the 8086, instruction alignment can affect speed in some cases but usually not substantially.

**SECOND BYTE TABLE:** This table allows conversion to and from hex of the second byte (excluding prefixes) of an instruction. The table is referred to by other parts of this card in such forms as X9, X9, X0, MX, KK, etc. X9, for example, directs you to find the first operand of the instruction being converted in section X, and the second operand in section Y. (Section 9 is located below number matrix.) The machine code is then found at the intersection. X0 sends you to X for the ONLY operand and across to section 0 for the machine code. For disassembly, first find the machine code in the number matrix and determine the instruction from the associated points in the indicated sections. When assembling, make sure register values are taken from the bottom part of section X while register pointers are taken from the upper parts.

**HEX TO INSTRUCTION TABLE:** To convert from hex to an instruction, scan down for the first digit (MSD) and across for the second. Two-character codes (upper case) in the table refer to sections of the SECOND BYTE TABLE but only when they appear on the first of the two lines of an entry. On the second line, two-character codes refer to registers.

r = byte register  
w = word register  
i = immediate byte value  
ii = immediate word value  
d = immediate signed byte displacement  
dd = immediate signed word displacement  
aa = immediate two byte address (offset from segment start) (address can be of byte or word)

aaaa = immediate four byte address (2 byte offset followed by 2 byte segment address/16)  
m = memory byte specified by memory pointers of section X of SECOND BYTE TABLE

mm = memory word specified by memory pointers of section X of SECOND BYTE TABLE. (With CALL or JMP instructions memory has 2 byte offset from segment start of point to go to.)

x = reg or mem byte  
xx = reg or mem word  
sr = segment register  
dw = memory double-word specified by memory pointers of section X of SECOND BYTE TABLE

(With CALL or JMP instructions memory has 2 byte offset from segments start/16 of point to go to.)

ws = within segment  
as = another segment  
() = data in mem

Where 'byte' or 'word' is listed, the assembler may require a dummy reference to labels.

**Instruction Description****Flag Codes**

A = A C OU PU SU ZU  
B = AU CU OU P S Z  
C = A C O P S Z  
D = AU C O P S Z  
E = EVERY FLAG  
F = NO OTHERS  
G = A O P S Z  
H = C O  
I = I T  
J = A C P S Z  
K = AU CU OU PU SU ZU  
L = AU C O PU SU ZU  
M = A C O P S Z  
N = NONE

**Flags**

A = Aux carry flag  
C = Carry flag  
D = Direction flag  
I = Interrupt enable  
O = Overflow flag  
P = Parity flag  
S = Sign flag  
T = Trap flag  
Z = Zero flag

**Registers**

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

SP	STACK POINTER
BP	BASE POINTER
SI	SOURCE INDEX
DI	DESTINATION INDEX

IP	INSTRUCTION PTRN
F	----ODITSZ-A-P-C

CS	CODE SEGMENT
DS	DATA SEGMENT
SS	STACK SEGMENT
ES	EXTRA SEGMENT

Author: James D. Lewis  
Micro Logic Corp. (©1984)  
SVG version by RetroParla (2024)



www.retroparla.com

All mnemonics copyright  
Intel Corporation 1978

JNB	N Jump if not below nor equal - unsigned
JNC	N Jump if no carry - If CF=0
JNE	N Jump if not equal - If ZF=0
JNG	N Jump if not greater - signed
JNGE	N Jump if not greater or equal - signed
JNL	N Jump if less - signed
JNLE	N Jump if not less or equal - signed
JNO	N Jump if no overflow - If OF=0
JNP	N Jump if not parity - If PF=0
JNS	N Jump if not sign - If SF=0
JNZ	N Jump if not zero - If ZF=0
JO	N Jump if overflow - If OF=1
JPE	N Jump if parity even - If PF=1
JPO	N Jump if parity odd - If PF=0
JS	N Jump if sign - If SF=1
JZ	N Jump if zero - If ZF=1
LAHF	N Load AH from low byte of flags
LDS	N Load pointer using DS - A double word pointer located in memory is moved into a register (first word) and register DS (second word)
LEA	N Load effective address - The address (offset from beginning of segment) of the source operand (as opposed to its value) is loaded into a register
LES	N Load pointer using ES - Similar to LDS
LOCK	N Lock bus - A prefix causing CPU to assert LOCK signal during execution of prefixed instruction
LODS	N Load string - Loads byte or word pointed to by SI into AL or AX and updates SI by 1 or 2 accordingly
LOCKZ	N Loop while equal - Decrement CX and jump if CX not zero and ZF=1
LOOPNZ	N Loop while not equal - Same as LOOPNZ
LOOPZN	N Loop while not zero - Decrement CX and jump if CX not zero and ZF=0
LOOPZ	N Loop while zero - Same as LOOPE
MOV	N Move - Moves data to destination from source
MOVNS	N Move string by - See MOVNS
MOVSW	N Move string word - See MOVSW
MUL	L Multiply unsigned - See IMUL
NEG	C Negate - two's complement (multiplied by -1)
NOP	N No operation
NOT	N Logical NOT - one's complement
OR	D Logical OR (clears CF, OF)
OUT	N Output to port
POP	N Pop word from stack - SP increases after access
POPF	E Pop flags from stack
PUSH	N Push word onto stack - SP decreases first
PUSHF	N Push flags onto stack
RCL	H Rotate thru carry left - by 1 or by CL
RCR	H Rotate thru carry right - by 1 or by CL
REP	N Repeat prefix - See below
RET	N Return from procedure - Not for use with interrupt procedures - Optional pop-value (usually even #) is added to SP to dump passed parameters
ROL	H Rotate left - by 1 or by CL - CF = LSB of result
ROR	H Rotate right - by 1 or by CL - CF = MSB of result
SAHF	J Store AH into low byte of flags
SAL	D Shift arithmetic left - zero fill - by 1 or by CL - CF = last bit shifted out
SAR	D Shift arithmetic right - sign extension - by 1 or by CL - CF = last bit shifted out - note that negative numbers are rounded differently from IDIV by 2
SBB	C Subtract with borrow - destination minus source
SCAS	C Scan string - Compares AL or AX with byte or word pointed to by DI and updates DI by 1 or 2 accordingly - JG, for example, will jump if AL or AX is greater than string element.
SHL	D Shift logical left - Same as SAL
SHR	D Shift logical right - zero fill - by 1 or by CL - CF = last bit shifted out
STC	F Set carry flag
STD	F Set direction flag - Prepares for auto-decrement of SI or DI during string-op
STI	F Set interrupt-enable flag - enables interrupts after next instruction
STOS	N Store string - Stores AL or AX into location pointed to by DI and updates DI by 1 or 2 accordingly
SUB	C Subtract - destination minus source
TEST	D Test by logical AND - affects only flags (also clears CF, OF)
WAIT	N CPU enters WAIT state
XCHG	N Exchange - switches contents of destination and source
XLAT	N Translate - Replaces AL with a byte from a table pointed to by BX. AL initially gives the position in the table. The first element is at position 0.
XOR	D Logical Exclusive-OR - Differing bits yield one - Like bits yield zero (clears CF, OF)
<b>REPEAT INSTRUCTIONS</b>	
REP LODS	Repeats LODS CX times (1) - N4 cycles for bytes, P4 for words
REP MOVS	Repeats MOVS CX times (1) - F4 cycles for bytes, G4 for words
REP STOS	Repeats STOS CX times (1) - H4 cycles for bytes, I4 for words
REPE CMPS	Repeats CMPS until strings mismatch but not more than CX times (1) - J4 cycles for bytes, K4 for words
REPE SCAS	Repeats SCAS until AL or AX matches string but not more than CX times (1) - L4 cycles for bytes, M4 for words
REPNE CMPS	Repeats CMPS until strings match but not more than CX times (1) - J4 cycles for bytes, K4 for words
REPNE SCAS	Repeats SCAS until AL or AX matches string but not more than CX times (1) - L4 cycles for bytes, M4 for words
REPZ SCAS	Same as REPNE SCAS
REPZ CMPS	Same as REPNE CMPS
REPZ SCAS	Same as REPNE SCAS
(1)	CX is decremented each time DI (and SI) end up pointing one position past end of string(s) or past first point of match/mismatch. ZF does not have to be setup before using these instructions.



## 8086 &amp; 8088

## MICROPROCESSOR INSTANT REFERENCE CARD

MICRO  
CHART

## Instruction Set

INST	ADDR	HEX	C	ESC	5.mm	DD,XN	B2	MOV	sr,rr	8E,MX	P1	SAL	r,1	D0,X4	P1	
				ESC	6.mm	DE,XN	B2	MOV	sr,mm	8E,MX	G3	SAL	m,1	D0,X4	V1	
				ESC	7.mm	DF,XN	B2	MOV	mm,rr	8C,XL	H1	SAL	mm,1	D1,X4	W1	
				MOV								SAL	r,CL	D2,X4	T3	
AAA	none	37	M2	HLT	none	F4	P1	MOVS	byte	A4	H3	SAL	rr,CL	D3,X4	E4	
AAD	none	D5,0A	B1	LDI	r	F6,X7	C2	MOVS	word	A5	I3	SAL	rr,CL	D3,X4	E4	
AAM	none	D4,40	C1	LDI	m	F6,X7	D2	MOVS	none	A4	H3	SAL	mm,CL	D3,X4	E4	
AAS	none	3F	M2	LDI	rr	F7,X7	E2	MOVS	none	A5	I3	SAL	mm,CL	D3,X4	E4	
ADC	r,r	10,X8	D1	LDI	mm	F7,X7	A4	MOVS	none			SAR	r,1	D0,X7	P1	
ADC	m,r	10,X8	E1	LDI	mm	F7,X7	A4	MUL	r	F6,X4	J3	SAR	m,1	D0,X7	V1	
ADC	r,rr	11,X9	D1	IMUL	r	F6,X5	G2	MUL	m	F6,X4	K3	SAR	rr,1	D1,X7	W1	
ADC	mm,rr	11,X9	F1	IMUL	m	F6,X5	H2	MUL	rr	F7,X4	C4	SAR	mm,1	D1,X7	W1	
ADC	r,m	12,8X	G1	IMUL	rr	F7,X5	I2	MUL	mm	F7,X4	C4	SAR	r,CL	D2,X7	S3	
ADC	rr,mm	13,9X	H1	IMUL	mm	F7,X5	B4	MUL	rr	F7,X4	C4	SAR	m,CL	D2,X7	T3	
ADC	r,i	80,X2	A1	NEG	r	F6,X3	D1	SAR	rr,CL	D3,X7	S3					
ADC	m,i	80,X2	I1	NEG	m	F6,X3	E1	SAR	rr,CL	D3,X7	E4					
ADC	r,ii	81,X2	A1	NEG	rr	F7,X3	D1	SAR	mm,CL	D3,X7	E4					
ADC	mm,ii	81,X2	J1	NEG	mm	F7,X3	F1	SBB	r,r	18,X8	D1	SBB	r,r	18,X8	E1	
ADC	r,ii	83,X2	A1	NEG	rr	F7,X3	F1	SBB	rr,rr	19,X9	D1	SBB	rr,rr	19,X9	D1	
ADC	mm,ii	83,X2	J1	NEG	mm	F7,X3	F1	SBB	rr,mm	18,X9	H1	SBB	rr,mm	18,X9	H1	
ADC	AL,i	14	A1	NOP	none	90	D1	SBB	mm,rr	19,X9	D1	SBB	mm,rr	19,X9	D1	
ADC	AX,ii	15	A1	INC	m	FE,X0	V1	NOT	r	F6,X2	D1	SBB	rr,rr	19,X9	D1	
				INC	mm	FE,X0	W1	NOT	m	F6,X2	E1	SBB	rr,rr	19,X9	D1	
				INC	AL	FE,C0	D1	NOT	rr	F7,X2	D1	SBB	r,i	80,X3	A1	
				INC	DL	FE,C1	D1	NOT	rr	F7,X2	F1	SBB	m,i	80,X3	I1	
				INC	BL	FE,C3	D1	NOT	mm	F7,X2	F1	SBB	rr,ii	81,X3	A1	
				INC	AH	FE,C4	D1	OR	r,r	08,X8	D1	SBB	mm,ii	81,X3	J1	
				ADD	r,m	08,X8	G1	OR	r,r	08,X8	D1	SBB	mm,ii	83,X3	A1	
				ADD	r,mm	09,X9	H1	OR	r,r	09,X9	D1	SBB	mm,rr	83,X3	A1	
				ADD	r,i	80,X0	A1	OR	r,m	0A,X8	G1	SBB	mm,rr	83,X3	A1	
				ADD	r,ii	80,X0	I1	OR	r,m	0B,X9	H1	SBB	mm,rr	83,X3	A1	
				ADD	mm,ii	81,X0	J1	OR	r,i	0B,X9	H1	SACAS	byte	AE	U2	
				ADD	r,i	81,X0	J1	OR	r,i	0B,X9	H1	SACAS	word	AF	Z3	
				ADD	mm,ii	83,X0	A1	OR	r,i	0B,X9	H1	SEG		P1	P1	
				ADD	AL,i	83,X0	J1	OR	r,i	0B,X9	H1	CS:	prefix	2E	P1	
				ADD	AX,ii	04	A1	OR	r,i	0B,X9	H1	CS:	prefix	3E	P1	
				AND	m	05	A1	INC	SI	46	D1	OR	AL,i	0C	D1	
				AND	mm	DI	DI	INC	DI	47	D1	OR	AX,ii	0D	A1	
				AND	r,r	20,X8	D1	OR	AX,ii	0D	A1	ES:	prefix	26	P1	
				AND	m,r	20,X8	E1	OR	AX,ii	0D	A1	SS:	prefix	36	P1	
				AND	r,rr	21,X9	D1	INT	i	CC	O2	OUT	i,AL	E6	K2	
				AND	mm,rr	21,X9	F1	INT	i	CD	P2	OUT	i,AX	E7	L2	
				AND	r,m	22,X8	G1	RET	none	CE	P2	OUT	DX,AX	EE	N2	
				AND	r,mm	23,X9	H1	RET	none	CF	R2	OUT	DX,AX	EF	N2	
				AND	r,i	80,X4	A1	JA	d	77	S2	POP	mm	8F,X0	N3	
				AND	m,i	80,X4	I1	JAE	d	73	S2	POP	AX	58	O3	SHL
				AND	r,ii	81,X4	A1	JBE	d	72	S2	POP	CX	59	O3	SHL
				AND	mm,ii	81,X4	J1	JBE	d	76	S2	POP	DX	5A	O3	SHL
				AND	AL,i	24	A1	JC	d	72	S2	POP	BX	5B	O3	SHL
				AND	AX,ii	25	A1	JCXZ	d	73	S2	POP	SP	5C	O3	SHR
				CALL	dd	E8	K1	JE	d	74	S2	POP	BP	5D	O3	SHR
				CALL	rr	FF,X2	L1	JGE	d	75	S2	POP	SI	5E	O3	SHR
				CALL	mm	FF,X2	M1	JL	d	76	S2	POP	DI	5F	O3	SHR
				CALL	aaaa	9A	N1	JLE	d	77	S2	POP	ES	07	O3	SHR
				CALL	dw	FF,X3	O1	JMP	d	78	S2	POP	CS	0F	O3	SHR
				CBW	none	98	P1	JMP	dd	79	S2	POP	SS	17	O3	SHR
				CLC	none	F8	P1	JMP	mm	FF,X4	V2	POP	DS	1F	O3	SHR
				CLI	none	FA	P1	JMP	mm,aa	FF,X5	X2	PUSH	mm	50	P3	STOS
				CMC	none	F5	P1	JNA	d	75	S2	PUSH	AX	51	P3	STOS
				CMP	r,r	38,X8	D1	JNAE	d	72	S2	PUSH	CX	52	Q3	STOS
				CMP	m,r	38,X8	G1	JNBE	d	73	S2	PUSH	DX	53	Q3	STOS
				CMP	mm,rr	39,X9	H1	JNC	d	73	S2	PUSH	SP	54	Q3	SUB
				CMP	r,m	39,X9	H1	JNE	d	75	S2	PUSH	BP	55	Q3	SUB
				CMP	r,mm	39,X9	H1	JNGE	d	76	S2	PUSH	SI	56	Q3	SUB
				CMP	r,i	30,X8	G1	JNGE	d	72	S2	PUSH	DI	57	Q3	SUB
				CMP	m,i	80,X7	A1	JNL	d	70	S2	PUSH	ES	06	R3	SUB
				CMP	r,ii	81,X7	A1	JNLE	d	77	S2	PUSH	CS	0E	R3	SUB
				CMP	mm,ii	81,X7	R1	JNP	d	78	S2	PUSH	DS	1E	R3	SUB
				CMP	r,ii	83,X7	A1	JNS	d	79	S2	PUSH	DX	1F	R3	SUB
				CMP	mm,ii	83,X7	R1	JNZ	d	75	S2	PUSHF	none	9C	R3	SUB
				CMP	r,ii	81,X7	R1	JO	d	70	S2	PUSHF	none	9C	R3	SUB
				CMP	mm,ii	83,X7	R1	JPE	d	74	S2	PUSHF	none	9C	R3	SUB
				CMP	r,ii	83,X7	R1	JPO	d	78	S2	PUSHF	none	9C	R3	SUB
				CMP	mm,ii	9A	U1	JZ	d	74	S2	PUSHF	none	9C	R3	SUB
				DAA	none	27	A1	LAHF	none	9F	A1	RCL	r,1	D0,X0	P1	TEST
				DAS	none	2F	A1	LAHF	none	9G	A1	RCL	r,1	D0,X0	V1	TEST
				DEC	m	FE,X1	V1	LOCK	prfx	F0	P1	RCR	r,1	D0,X3	P1	TEST
				DEC	mm	FF,X1	W1	LOCK	prfx	F0	P1	RCR	r,1	D0,X3	V1	TEST
				DEC	AL	FC,E8	D1	LODS	byte	AC	B3	RCR	r,1	D1,X3	P1	TEST
				DEC	CL	FC,C9	D1	LODS	word	AD	C3	RCR	r,1	D1,X3	V1	TEST
				DEC	DL	FE,CA	D1	LOOP	d	E2	D3	RCR	r,1	D2,X3	S3	WAIT
				DEC	BL	FE,CB	D1	LOOPD	d	E1	T2	RCR	r,1	D2,X3	S3	TEST
				DEC	AH	FE,CC	D1	LOOPZ	d	E1	T2	RCR	r,1	D2,X3	S3	TEST
				DEC	CH	FE,CD	D1	LOOPNZ	d	E0	E3	RCR	r,1	D3,X3	E4	TEST
				DEC	DH	FE,CE	D1	LOOPND	d	E0	E3	RCR	r,1	D3,X3	E4	XCHG
				DEC	BF,CF	D1	LOOPNE	d	E0	E3	RCL	r,1	D0,X0	P1	XCHG	
				DEC	AX	48	D1	MOV	r,r	88,X8	P1	REP	prfx	F3	P1	XCHG
				DEC	CX	49	D1	MOV	r,r	88,X8	G1	REPZ	prfx	F3	P1	XCHG
				DEC	DX	4A	D1	MOV	r,r	89,X9	P1	REPNE	prfx	F2	P1	XCHG
				DEC	BX	4B	D1	MOV	r,r	89,X9	H1	REPZ	prfx	F2	P1	XCHG
				DEC	SP	4C	D1	MOV	r,r	89,X9	H1	REPZ	prfx	F2	P1	XCHG
				DEC	BP	4D	D1	MOV	rr,mm	8B,9X	G3	RET	ws	C3	V3	XCHG
				DEC	SI	4E	D1	MOV	rr,mm	8C,9X	G1	RET	ii ws	C2	V2	XCHG
				DEC	DI	4F	D1	MOV	rr,mm	8C,9X	G1	RET	ii as	C3	V3	XCHG
				DIV	r	F6,X6	X1	MOV	AL,i	B0	A1	RET	ii as	CA	Y3	XLAT
				DIV	m	F6,X6	Y1	MOV	CL,i	B1	A1	ROL	r,1	D0,X0	P1	byte
				DIV	rr	F7,X6	Z1	MOV	DL,i	B2	A1	ROL	r,1	D0,X0	V1	TEST
				DIV	mm	F7,X6	D4	MOV	BL,i	B3	A1	ROL	r,1	D1,X0	P1	TEST
				ESC	0,rr	D8,XN	P1	MOV	DH,i	B5	A1	ROL	r,1	D1,X0	P1	TEST
				ESC	1,rr	D9,XN	P1	MOV	BH,i	B6	A1	ROL	r,1	D1,X0	P1	TEST
				ESC	2,rr	DA,XN	P1	MOV	CH,i	B7	A1	ROL	r,1	D1,X0	P1	TEST
				ESC	3,rr	DB,XN	P1	MOV	AX,ii	B8	A1	ROL	r,1	D1,X0	P1	TEST
				ESC												